

IBM Software Group

Model-Based Ada Development for DO-178C Projects and Agile Methods

Bruce Powel Douglass, Ph.D.

Chief Evangelist Global Technology Ambassador IBM Rational <u>Bruce.Douglass@us.ibm.com</u> Twitter: @BruceDouglass Yahoo: <u>tech.groups.yahoo.com/group/RT-UML/</u> IBM: ibm.co/brucedouglass


C)




© 2013 IBM Corporation



Worlds Collide













Worlds Collide






Worlds Collide



Just to be clear ...

These Mode development aspects are independent gile but synergistic





UML Maturity Model Index (UMMI)

Level	Benefit	Focus	Technologies	
0 Code Based Development	0%	Manually writing code	Editor, compiler	
1 Visualization	5%	Visualizing code structures	Reverse engineering	Q
2 Structural Modeling	15%	Class and block modeling of structure	Class and block diagrams	Quality &
3 Behavioral Modeling	30%	State and algorithmic modeling	State, sequence and activity diagrams	productivity
4 Executing	70%	Model-based verification	Model execution, code generation, model-based debugging	ctivity
5 Optimizing	100%	Agile and Engineering Best Practices	Model-based testing, nanocycle execution, test driven development, continuous integration	






Model Execution

R IBM Rational Rhapsody Developer for C++ - Roadrunner.rpy	
Eile Edit View Code Layout Tools Window Help	
<u>C & ⊒ ⊀ ■ ≜ ∠ ≙ i 4 ≒ 4 ⊠ ⊠ × € Q ⊂ 0 ⊠</u>	
Statechart of : FCM_Turns_uc - FCMBuilder_Turn.itsFCM_Turns_ucr.H.	Uij Sequence Diagram: Animated Animated FCM Turn Template_0* FCMBuilde
set ped lane id 0 Initialized Secondary Through set ped lane id 2 Initialized Primary Through set lane id 0 Initialized Primary Turn set lane id 1	
Initialized Secondary Through set lane id 2 Latialized Secondary Type	
Initialized Secondary Turn set lane id 3 Ped Primary Through=don't walk	x \Event Queue /
Set lane id 3 Ped Primary Through=don't walk Ped Secondary Through=don't walk Primary Through=Red	Results /
Secondary Through=Red	Tue, 12, Feb 2013 1:07 PM
Secondary Turn=Red	

Model Execution supports Model-Based Verification

Requirements Models

Requirements specify a systems input-output control and data transformations






IBM

Model Execution supports Model-Based Verification

Design Models

Design specifies the (internal) structural elements and their behavior for implementation





Code Generation from Design Models

🔞 IBM Rational Rha	apsody Developer for Ada - Dishwasher.adb		
File Edit View	Code Tools Window Help		
1 🖉 🖉 🖫 🛃	b b ∠ 🗁 i 🖌 🤟 🖋 = 🕅 🗶 🗐 🔍 🤤 🗑		
<u> </u>			
	DefaultComponent		
	토팩로트 훈리 토단 BI에 포 파Tahoma	- 8 - I B ⊫ = = E A ∠ > 🖬 🖬 🔜 🖽 🖬 💱	今
8			🗈 Dishwasher.adb 👝 💷 🗾
Entire Model Vie	Solution Content and the second secon	Dishwasher.ads	0437
ther	Front_Panel	472 473 type OMAnim_Dishwasher_Set_Rinse_Time_t is	0438 procedure Anim_Active_Serialize_States (
nponents		474 record	0439 Anim_State : RhpAnim.State_Acc_T) is 0440 begin
kages		475 baseOper: RhpAnim.ARCOperation;	0441 RhpAnim.Add State (Anim State, Anim Sta
Ada		476 value : Integer;	0442 Anim Active Mode Serialize States (th
Classes		477 end record;	0443 Anim_Active_Running_Serialize_States
Real_Time		478 479 Type OMAnim Dishwasher Set Rinse Time vtbl t	0444 Anim_Active_Service_Serialize_States
default		480 record	0445 end Anim_Active_Serialize_States;
Classes		481 invoke: system.address ;	0447 procedure Anim Active Mode Serialize Sta
Dishwashe	Pickada S	482 unserializeArguments: system.address;	0448 Anim_State : RhpAnim.State_Acc_T) is
Attribut	Dishwasher 🚡	483 end record; 484	0449 begin
Depenc		485 procedure Dishwasher Set Rinse Time Unserial	0450 RhpAnim.Add_State(Anim_State, Anim_Sta
Derati		486 me: in out OMAnim Dishwasher Set Rinse Tim	0451 case this.Active Mode_sub_state is 0452 when Active Mode Intense =>
		487 argValues: System.Address;	0453 Anim Active Mode Intense Serialize
Disp Disp	· · · · · · · · · · · · · · · · · · ·	488 Position : System.Address);	0454 when Active Mode Quick =>
	 ₩ 	<pre>489 Pragma Export(C, Entity => Dishwasher_Set_Ri 490 External Name=>"Dishwasher Set Rinse Time"</pre>	0455 Anim_Active_Mode_Quick_Serialize_S
ev_t		491	0456 when others => 0457 null;
ev_s	Statechart of : Dishwasher *	492 function Dishwasher_Set_Rinse_Time_invoke(0457 null; 0458 end case;
- ev :		493 me: OMAnim_Dishwasher_Set_Rinse_Time_t;	0459 end Anim Active Mode Serialize States;
Is_D Is_N Is_R Is_N Is_V Setu		494 theInstance: System.Address) return System	0460
Is_N		495 Pragma Export (C, Entity => Dishwasher_Set_Ri 496 External Name =>"Dishwasher Set Rinse Time	0461 procedure Anim Active Mode Intense Seria
		497	0462 Anim_State : RhpAnim.State_Acc_T) is 0463 begin
Setu		498 OMAnim_Dishwasher_Set_Rinse_Time: OMAnim_Dis	0464 RhpAnim.Add State(Anim State, Anim Sta
🗄 🔁 Statech	MCRETTRATECT DESCRIPTION	499	0465 end Anim_Active_Mode_Intense_Serialize_S
Front_Pane		500 OMAnim_Dishwasher_Set_Rinse_Time_vtbl: OMAni:	0466
🕀 🔁 Associa		501 (Dishwasher_Set_Rinse_Time_invoke'address, 502 Dishwasher Set Rinse Time Unserialize Argum	0467 procedure Anim Active Mode Quick Seriali
E Depenc		503	0468 Anim_State : RhpAnim.State_Acc_T) is 0469 begin
🗄 🥭 Operati		504 type OMAnim_Dishwasher_Set_Wash_Time_t is	0470 RhpAnim.Add State(Anim State, Anim Sta
Events		505 record	0471 end Anim_Active_Mode_Quick_Serialize_Sta
Diject Model I		506 baseOper: RhpAnim.ARCOperation; 507 value : Integer;	0472
Sequence Diag		507 Value : Integer; 508 end record;	0473 procedure Anim Active Running Serialize 0474 Anim State : RhpAnim.State Acc T) is
PredefinedTypes (509	0474 Anim_State : RhpAnim.State_Acc_T) is 0475 begin
PredefinedTypesA		510 Type OMAnim_Dishwasher_Set_Wash_Time_vtbl_t	0476 RhpAnim.Add State(Anim State, Anim Sta
el Diagrams		4 m	0477 case this.Active_Running_sub_state is -
iles	×		< ►
×	-		
For Help, press F1			Fri, 7, Jun 2013 1:44 PM


Specifications & Models handed off to software from SE

- Any system specification or design model handed off to software should contain
 - Requirements from which model was developed
 - Model configuration items (CIs) (files or data representing the model)
 - Modeling standards describing the modeling techniques
 - Model element libraries
 - Model and system interfaces description
 - Configuration index of model CIs
 - Modeling development environment and user's manuals
 - Any data from V&V activities performed as system level the may be used to satisfy verification objectives



IBM

Model-Based Hand-off to Downstream Engineering



Agile for Embedded Real-Time Systems


- Embedded is different than IT
 - More constrained
 - Often safety-critical
 - HW/SW co-design
 - Handed off to manufacturing not end users
 - More difficult to test
 - Far more difficult to update in the field
- Harmony process applied agile methods to embedded
 - Iteration-centric model-based development
 - Includes practices for
 - Test Driven Development
 - High-fidelity modeling
 - Continuous integration
 - Dynamic planning
 - Quality assurance
 - Continuous safety/reliability/security assessment


Agile

BRUCE POWEL DOUGLASS


REAL-TIME AGILITY








Harmony Agile Overview



TR




Incremental Development with Harmony









Incremental Use Case Analysis








Test Driven Development and the Harmony






Model-Based TDD in Action






DO-331 Model Based Design Supplement to DO-178C





DO-331 Model Based Design Supplement to DO-178C



23



DO-331

- Clarifies the use of modeling in DO-178 projects
- 83 objectives total
- 12 entirely new objectives
- Identifies
 - Specification Models
 - Design Models
 - Need for identification of normative and non-normative elements
 - Guidance for use of models in DO-1788 projects

	Objective		Applicability by S Assurance Level		Output	Output		Control Category by Assurance Level							
	Description	Ref	Ref	AL 1	AL 2	AL 3	AL 4	AL 5	Data Item	Ref	AL 1	AL 2	AL 3	AL 4	A
			MB.4.2.a MB.4.2.c MB.4.2.d MB.4.2.e						PSAA	MB.11.1 MB.11.2	0	(1) (1)	(1) (2)	(1) (2)	() ()
1	The activities of the software life cycle	MB.4.1.a	MB.4.2.g MB.4.2.i	0	0	0	0	0		MB.11.3	0	0 0	0	0	3
	processes are defined.		MB.4.2.1 MB.4.2.m MB.4.2.0 MB.4.2.0 MB.4.3.0						SCM Plan SQA Plan	MB.11.4	0	0 0	000	0 0	2
	The software life		MB.4.3.c	2					PSAA	MB.11.1	1	1	1	0	1
	cycle(s), including the inter-relationships		1.111						SDP	MB.11.2	Ð	œ	Ø	Ø	L
2	between the processes, their	MB.4.1.b	MB.4.2.1 MB.4.3.b	0	0	0	0		SVP	MB.11.3	1	0	Ø	Ø	L
	sequencing, feedback mechanisms, and		HELA.D.D						SCM Plan	MB.11.4	1	0	Ø	Ø	L
	transition criteria, is defined.								SQA Plan	11.5	Ð	Œ	Ø	Ø	
	3		4.4.1	1	÷	1	1	59455	PSAA	MB.11.1	Ð	Ð	Ð	0	Г
	Software life cycle		MB.4,4,2,a						SDP	MB.11.2	1	0	Ø	Ø	L
3	environment is selected and defined.	MB.4.1.0	MB.4.4.2.b MB.4.4.2.c	0	0	0	0		SVP	MB.11.3	Ð	œ	Ø	Ø	L
	and the tria sector.		MB.4.4.3						SCM Plan	MB.11.4	1	0	0	Ø	L
		a - 9	MB.4.4.4	0-1	<u>.</u>		-	33	SQA Plan	11.5	0	Ð	Ø	Ø	
				÷	÷—	1		2.6	PSAA	MB.11.1	Ð	œ	Ð	Φ	a
	Additional	_	MB.4.2.1 MB.4.2.h						SDP	MB.11.2	1	1	Ø	Ø	2
4	considerations are addressed.	MB.4.1.d	MB.4.2.1 MB.4.2.1	0	0	0	0	0	SVP	MB.11.3	Ð	œ.	Ø	Ø	œ
		-	MB.4.2.						SCM Plan	MB.11.4	0	۲	Ø	٢	2
_	0					-	-	100	SQA Plan	11.5	Ð	Ð	Ø	Ø	2
			MB.4.2.b						SW Requirements Standards SW Design	11.5	٢	0	0	٢	
5	Software development standards are defined.	MB.4.1.e	MB.4.2.0	0	0	0	0		Standards	11.7	Ð	œ	Ø	Ø	
	standards are delived.		MB.4.5		1.000		100		SW Code Standards	11.8	0	œ	Ø	Ø	
									SW Model Standards	MB.11.23	٩	0	Ø	Ø	L
6	Software plans comply with this document.	<u>MB.4.1.f</u>	MB.4.3,a MB.4.6	0	0	0	0		Software Verification Results	MB.11.14	Ø	0	Ø	۲	
7	Development and revision of software plans are coordinated.	MB.4.1.0	MB.4.2.g MB.4.6	0	0	0	0		Software Verification Results	MB.11.14	Ø	(2)	Ø	Ø	

Table MB.C-1 Software Planning Process




Model Based Development and Verification

Examples of some current industry practices using Model Based Development

Process that generates the life-cycle data	MB Example 1	MB Example 2	MB Example 3	MB Example 4 (See Note 1)	MB Example 5 (See Note 1)
System Requirement and System Design	Requirements allocated to software	Requirements from which the Model is	Requirements from which the Model is	which the from which the lodel is Model is	
Processes		developed	developed	developed	Design Model
Software Requirement and Software Design	Requirements from which the Model is developed	Specification Model (See Note 2)	Specification Model	Design Model	
Processes	Design Model	Design Model	Textual description (See Note 3)		
Software Coding Process	Source Code	Source Code	Source Code	Source Code	Source Code

Table MB.1-1 Model Usage Examples



Source: RTCA D0-331

Bruce's recommendation

Model Based Development and Verification

Model Simulation

- For Specification Models or Design Models, simulation may be used in combination with reviews and analysis of requirements and architecture to satisfy some objectives of sections MB.6.3.1, MB.6.3.2, and MB.6.3.3.
- Goal is to provide repeatable evidence that the model complies with its requirements
- Cannot help meet objectives of compatibility with target computer, traceability, conformance to standards, or partitioning integrity.
- Can help satisfy:

Objectives (Compliance to:)	
System Requirements for Specification Models	MB.6.3.1.a
SW HLR for Design Models	MB.6.3.2.a, MB.6.3.2.a
HLR/LLR Accuracy and consistency	MB.6.3.1.b, MB.6.3.2.b
HLR/LLR Verifiability	MB.6.3.1.d and MB.6.3.2.d
Algorithm aspects	MB.6.3.1.g, MB.6.3.2.g
Consistency & Verifiability of SW Architecture	(may provide) MB.6.3.3.b, MB.6.3.3.d






DO-331 Specification Models

- Contain high-level requirements (HLR)
- Contains no*
 - Design
 - Low-level requirements
 - Detailed data flow
- Typically supported by multiple viewpoints
 - Use case diagram
 - Sequence diagram
 - Activity diagram
 - State machine
 - Links to text-based requirements
 - Simulation / execution data
- May not be used to generate code


*(except to justify design constraints in HLR)





DO-331 Design Models


- May contain
 - Design
 - Low-Level Requirements (LLRs)
 - Architecture
 - Data structures
 - Detailed data flow
 - Detailed control flow
- Typically supported with multiple viewpoints
 - Class / Object / structure diagrams
 - Sequence diagrams
 - Activity diagrams
 - State diagrams
 - Source code
 - Verification data
- May be used to generate code





SW Modeling Standards


- DO-178 generally requires project standards and checklists for crucial work products
 - > Standards lay out the (meta)requirements and organizational principles for work products
 - Checklists are used by SQA personnel to review the syntax, format, scope and completeness of the work product (semantics are dealt with by other reviewer roles and by verification)
- SW Modeling standards specify
 - Modeling techniques
 - Methods for modeling
 - Modeling languages (e.g. UML) incl.
 - reference to language standard,
 - style and complexity guidelines,
 - constraints,
 - means to trace to requirements,
 - means to identify any non-normative elements,
 - rational for the suitability of the technique for the information to be expressed






Harmony: Specification Models

- Identify use cases
 - Traceability links to requirements
 - Typically 8-20 pages of requirements
- Incrementally refine use case definition
 - Define the operational scenarios and operational contracts with sequence diagrams
 - Identify flow with activity diagrams
 - Specify normative semantics with state diagram
 - Verify with simulation / execution
 - Validate with customer at stable points
 - Repeat until all requirements represented





- Development proceeds incrementally with the basic premise of "make small incremental additions, verify, repeat"
- High Fidelity Modeling
 - Identify the software elements required for functional correctness
 - Produce a functionally correct code base that is verified at unit- and integration - levels
- Design optimizes at three levels of abstraction
 - Architectural optimize the overall system with 5 key views
 - Subsystem and Component View
 - Safety and Reliability View
 - Distribution View
 - Concurrency and Resource View
 - Deployment View
 - Collaboration use-case level scope
 - Detailed individual software element scope



÷		-	
	- D 1	. .	X
12	-	5	

Wrapping up: State of the Art

Best way to specify and design complex embedded systems

Modeling

Now supported with explicit guidance on the use of modeling, OO, and formal methods

DO-178

Ada

Great language for developing highreliability software for embedded systems Agile

Improves quality by avoiding defects via continuous execution and integration